## CPE/EE 422/522 Advanced Logic Design L05


Electrical and Computer Engineering University of Alabama in Huntsville

## **Outline**

- · What we know
  - Combinational Networks
  - Sequential Networks:
    - Basic Building Blocks, Mealy & Moore Machines, Max Frequency, Setup & Hold Times, Synchronous Design
- What we do not know
  - Equivalent states and reduction of state tables
  - Hardware Description Languages

1/06/2003 UAH-CPE/EE 422/522 ©AM 2

# General model of Mealy Sequential Network General model of Mealy Sequential Network Outputs (2) State Reg (1) X inputs are changed to a new value (2) After a delay, the Z outputs and next state appear at the output of CM (3) The next state is clocked into the state register and the state changes



## Intro to VHDL


- · Technology trends
  - 1 billion transistor chip running at 20 GHz in 2007
- · Need for Hardware Description Languages
  - Systems become more complex
  - Design at the gate and flip-flop level becomes very tedious and time consuming
- HDLs allow
  - Design and debugging at a higher level before conversion to the gate and flip-flop level
  - Tools for synthesis do the conversion
- · VHDL, Verilog
- VHDL VHSIC Hardware Description Language


11/06/2003 UAH-CPE/EE 422/522 @AM


## Intro to VHDL


- Developed originally by DARPA
  - for specifying digital systems
- International IEEE standard (IEEE 1076-1993)
- Hardware Description, Simulation, Synthesis
- Provides a mechanism for digital design and reusable design documentation
- Support different description levels
  - Structural (specifying interconnections of the gates),
  - Dataflow (specifying logic equations), and
  - Behavioral (specifying behavior)
- · Top-down, Technology Dependent

/06/2003 UAH-CPE/EE 422/522 ©AM 6









```
### Adder (cont'd)

entity Adder4 is

port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs

S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
end Adder4;

architecture Structure of Adder4 is

component FullAdder

port (X, Y, Cin: in bit; -- Inputs

Cout, Sum: out bit); -- Outputs
end component;

signal C: bit_vector(3 downto 1);

begin --instantiate four copies of the FullAdder

FA0: FullAdder port map (A/0), B(0), C, C(1), S(0));

FA1: FullAdder port map (A/2), B(2), C(2), C(3), S(2));

FA3: FullAdder port map (A/3), B(3), C(3), Co, S(3));

end Structure;
```

```
4-bit Adder - Simulation
list A B Co C Ci S --
force A 1111
force B 0001
force Ci 1
rum 50
                                .. set the A inpute to 1111
.. set the B inputs to 0001
.. set the Ci to 1
.. run the simulation for 50 ns
force Ci 0
force A 0101
force B 1110
Fun 50
                              b es e
0000 0 000
0001 0 000
0001 0 001
0001 0 011
                                                 0 0000
1 0000
                   0000
                   1111
                    1111
                                                      1101
30
           +0
                   1111
                              0001
                                       0 111
                                                    1 1001
                   1111
                              0001
1110
                                       1 111
                                                      0001
60
           +0
                   0101
                              1110 1 110
1110 1 100
                                                   0 0101
                   0101
```


## Modeling Flip-Flops Using VHDL Processes


General form of process


process(sensitivity-list)
begin
sequential-statements
end process;


 Whenever one of the signals in the sensitivity list changes, the sequential statements are executed in sequence one time


11/06/2003 UAH-CPE/EE 422/522 ©AM 13






















```
MUX Models (2)
                                                       architecture RTL3 of SELECTOR is
library IEEE:
use IEEE.std_logic_1164.all
use IEEE.std logic unsigned.all:
                                                        with SEL select
                                                         Y <= A(0) when "0000",
A(1) when "0001",
entity SELECTOR is
port (
  A : in std logic vector(15 downto 0):
                                                            A(2) when "0010".
                                                            A(3) when "0011"
  SEL: in std_logic_vector(3 downto 0);
  Y : out std_logic);
                                                            A(4) when "0100"
                                                            A(5) when "0101",
                                                            A(6) when "0110"
                                                            A(7) when "0111",
A(8) when "1000",
                                                            A(9) when "1001",
                                                            A(10) when "1010"
                                                            A(11) when "1011",
                                                            A(12) when "1100",
                                                            A(13) when "1101"
                                                            A(14) when "1110",
                                                       A(15) when others;
end RTL3;
                                       UAH-CPE/EE 422/522 ©AM
                                                                                                       21
```

























## 
















# Dataflow VHDL Model -- The fallening is a description of the sequential machine of -- Figure 1-17 in terms of its rest state equations. -- The fallening is a description of the sequential machine of -- Figure 1-17 in terms of its rest state equations. -- The fallening is a description of the sequential machine of -- Figure 1-17 in terms of its rest state equations. -- Side 1-2 is the sequential state of the s





### ... an alternative to a sensitivity list - Note: a process cannot have both wait statement(s) and a sensitivity list Generic form of a process with wait statement(s) How wait statements work? begin · Execute seg, statement until sequential-statements a wait statement is encountered. wait statement Wait until the specified condition is satisfied. sequential-statements • Then execute the next wait-statement set of sequential statements until the next wait statement is encountered. end process; • When the end of the process is reached start over again at the beginning. UAH-CPE/EE 422/522 ©AM

**Wait Statements** 

## wait on sensitivity-list; wait for time-expression; wait until boolean-expression;

Forms of Wait Statements

- Wait on
   until o sensiti
  - until one of the signals in the sensitivity list changes
- · Wait for
  - waits until the time specified by the time expression has elapsed
  - What is this: wait for 0 ns;
- Wait until
  - the boolean expression is evaluated whenever one of the signals in the expression changes, and the process continues execution when the expression evaluates to TRUE

 $11/06/2003 \\ {\rm UAH\text{-}CPE/EE}~422/522\,@AM} \\ {\rm 41}$ 

